


## 5. Overview of ARM's Cortex-A series

## 5. Overview of ARM's Cortex-A series (1)


### 5. Overview of ARM's Cortex-A series

According to the general scope of this Lecture Notes, subsequently **we will be concerned only with the Cortex-A series.**

#### Key features of ARM's Cortex-A series



### Multiprocessor capability of the Cortex-A series



Here we note that [in figures or tables we often omit the MPCore tag for the sake of brevity.](#)


### Remarks on the interpretation of the term MPCore by ARM

- ARM introduced the term **MPCore** in connection with the announcement of the **ARM11 MPCore** in 2004 and interpreted it as **multicore implementation** (actually including up to 4 cores).
- Along with the **ARM Cortex-A9 MPCore** ARM re-interpreted this term such that it indicates now the **multiprocessor capability** of the processor.

## 5. Overview of ARM's Cortex-A series (4)

### Performance classes of the Cortex-A series -1 [12]

#### Performance classes of the Cortex-A models



## 5. Overview of ARM's Cortex-A series (6)

Announcement dates and efficiency (DMIPS/MHz) of the Cortex-A models


Announced	Cortex-A model	DMIPS/MHz
10/2005	Cortex-A8	2.0
	C	

Source: ARM

DMIPS: Dhrystone MIPS (A synthetic benchmark that indicates integer performance)

## 5. Overview of ARM's Cortex-A series (8)

### Word length of the Cortex-A series



# 5. Overview of ARM's Cortex-A series (9)

## Key features of ARM's 32-bit microarchitectures -1 (based on [14])

2014 (Enhanced A12)	Cortex-A17	2-wide	2 decode	Out-of-Order issue	<p>Pipeline Up to : 6 Pipeline</p>	11+ Stages	1-4 cores	3.1-3.3 DMIPS/MHz 2+ GHz 28nm
2010	Cortex-A15	2-wide	3 decode	Out-of-Order issue	<p>Pipeline Up to : 8 Pipeline</p>	15+ Stages	1-4 cores	3.5-4.0 DMIPS/MHz 2+ GHz 32/28/22nm
2013	Cortex-A12	2-wide	2 decode	Out-of-Order issue	<p>Pipeline Up to : 7 Pipeline</p>	11+ Stages	1-4 cores	3.0 DMIPS/MHz 2+ GHz 28nm
2007	Cortex-A9	2-wide	2 decode	Out-of-Order issue	<p>Pipeline Up to : 9 Pipeline</p>	9-12 Stages	1-4 cores	2.5 DMIPS/MHz 2+ GHz 45/40/32/28nm
2005	Cortex-A8	2-wide	2 decode	In-Order	<p>Pipeline Up to : 11 Pipeline</p>	13 Stages	1 core	2 DMIPS/MHz 1 GHz 65/45nm
2011	Cortex-A7	2-wide	2 decode	In-Order	<p>Pipeline Up to : 5 Pipeline</p>	8 Stages	1-4 cores	1.9 DMIPS/MHz 1.7 GHz 28nm
2009 (A9 replacement for low-end devices)	Cortex-A5	1-wide	1 decode	In-Order	<p>Pipeline Up to : 4 Pipeline</p>	9 Stages	1-4 cores	1.6 DMIPS/MHz 1 GHz 28nm



## 5. Overview of ARM's Cortex-A series (10)

### Key features of ARM's 64-bit microarchitectures -2 (based on [14])


64-bit

2013	Cortex-A57	3-wide	3 decode	Out-of-Order issue	Up to 8	15+ Stages	1-4 cores	4.1-4.7 DMIPS/MHz 1.5-2.5 GHz 20/16 nm
2013	Cortex-A53	2-wide	2 decode	In-Order	Up to 5	8 Stages	1-4 cores	2.3 DMIPS/MHz 1.2+ GHz 28/20 nm
2015	Cortex-A72	3-wide	3 decode	In-Order	Up to 8	15+ Stages	1-4 cores	6.3-7.35 DMIPS/MHz 2.5 GHz 16 nm
2015	Cortex-A35	2-wide	2 decode	In-Order	Up to n.a.	8 Stages	1-4 cores	~2.1 DMIPS/MHz 1+ GHz 28/16/14 nm

Remark: In the Cortex-A9 the NEON FP operates in order.


# 5. Overview of ARM's Cortex-A series (11)

Example: Dual-core A15-based high performance cache coherent system [15]



## 5. Overview of ARM's Cortex-A series (12)

Relative per core performance of Cortex-A processors with different power budget [16]



## 5. Overview of ARM's Cortex-A series (14)

Use of 32-bit ARM Cortex-A models in mobiles [18]

	<b>(SOC) System- On-a-Chip</b>	<b>Notable Product(s) Containing</b>	<b>ARM Cortex-A model</b>	<b>No. of Cores</b>
<b>Apple</b>	<b>A4</b>	iPhone 4, iPod Touch (4th Gen), iPad (1st Gen), AppleTV (2nd Gen)	Cortex-A8	1
	<b>A5</b>	iPhone 4S, iPad 2, AppleTV (3rd Gen)	Cortex-A9	2
	<b>A5X</b>	iPad (3rd Gen, Retina Display)	Cortex-A9	2
<b>Samsung</b>	<b>Exynos 3 Single</b>	Samsung Galaxy S, Samsung Galaxy Nexus S,	Cortex-A8	1
	<b>Exynos 4 Dual</b>	Samsung Galaxy SII, Samsung Galaxy Note (International)	Cortex-A9	2
	<b>Exynos 4 Quad</b>	Samsung Galaxy SIII	Cortex-A9	4
	<b>Exynos 5 Dual</b>	Chrombook	Cortex-A15	2
<b>Nvidia</b>	<b>Tegra</b>	Microsoft Zune HD	(ARM11)	1
	<b>Tegra 2</b>	ASUS Eee Pad Transformer, Samsung Galaxy Tab 10.1, Motorola Xoom, Dell Streak 7 & Pro, Sony Tablet S	Cortex-A9	2
	<b>Tegra 3</b>	ASUS Transformer Pad 300, ASUS Nexus 7, Acer Iconia Tab A510 & A700, HTC One X	Cortex-A9	4
<b>Qualcomm</b>	<b>Snapdragon S1</b>	Large number of devices	(ARM11)/A5	1
<b>Texas Instrument s</b>	<b>OMAP 3</b>	Barnes and Noble Nook Color	Cortex-A8	1
	<b>OMAP 4</b>	Amazon Kindle Fire, Samsung Galaxy Tab 2, Blackberry Playbook, Samsung Galaxy Nexus, Barnes and Noble Nook Tablet	Cortex-A9	2
	<b>OMAP 5</b>	N/A	Cortex-A15	2

## 7. The 64-bit Cortex-A series

- 7.1 Overview of ARM's 64-bit Cortex-A series
- 7.2 The 64-bit high performance Cortex-A57
- 7.3 The 64-bit low power Cortex-A53

## 7.1 Overview of ARM's 64-bit Cortex-A series

# 7.1 Overview of ARM's 64-bit Cortex-A series (1)

## 7.1 Overview of ARM's 64-bit Cortex-A series -1 [64]

10/2011 ARM disclosed the 64-bit ARMv8 architecture with enhancements as indicated in the Figure below and discussed in Section 2.





Figure: Enhancements of the ARM architecture (based on [64])

## 7.1 Overview of ARM's 64-bit Cortex-A series (2)

### Overview of ARM's 64-bit Cortex-A series -2


- **10/2012**: ARM announced the 64-bit **high performance Cortex-A-57** and the **low power Cortex-A-53** processors, as first implementations of the ARMv8 architecture, with immediate availability.
- **02/2015** ARM extended their 64-bit Cortex-A series by the **high performance Cortex-A72** model, and then in
- **11/2015** with the 64-bit **low power Cortex-A35**, as shown below.





# 5. Overview of ARM's Cortex-A series (6)

## Overview of ARM's 64-bit Cortex-A series -3 (based on [12])



## 7.1 Overview of ARM's 64-bit Cortex-A series (6)


### Main features of ARM's 64-bit Cortex-A series [51]

CPU Core	Architecture	Efficiency	big.LITTLE	Announced	Available in devices	Target
<b>Cortex-A72</b>	ARMv8 (64-bit)	6.3-7.3 DMIPS/MHz	Yes (with A53/A35)	2015	n.a.	High-end
<b>Cortex-A57</b>	ARMv8 (64-bit)	4,8 DMIPS/MHz	Yes (with A53)	2012	2015	High-end
<b>Cortex-A53</b>	ARMv8 (64-bit)	2,3 DMIPS/MHz	Yes (with A57)	2012	2H 2014	Low power
<b>Cortex-A35</b>	ARMv8 (64-bit)	2,1 DMIPS/MHz	Yes (with A57/A72)	2015	2H 2016	Low power
<b>Cortex-A17</b>	ARMv7 (32-bit)	4,0 DMIPS/MHz	Yes (with A7)	2014	2015	Mainstream
<b>Cortex-A15</b>	ARMv7 (32-bit)	4,0 DMIPS/MHz	Yes (with A7)	2010	Now	High-end
<b>Cortex-A12</b>	ARMv7 (32-bit)	3,0 DMIPS/MHz	-	2013	2H 2015	Mainstream
<b>Cortex-A9</b>	ARMv7 (32-bit)	2,5 DMIPS/MHz	-	2007	Now (EOL)	High-end
<b>Cortex-A8</b>	ARMv7 (32-bit)	2,0 DMIPS/MHz	-	2005	Now (EOL)	High-end
<b>Cortex-A7</b>	ARMv7 (32-bit)	1,9 DMIPS/MHz	Yes (A15/A17)	2011	Now	Low power
<b>Cortex-A5</b>	ARMv7 (32-bit)	1,6 DMIPS/MHz	-	2009	Now	Low power

## 7.2 The 64-bit high performance Cortex-A57

# 5. Overview of ARM's Cortex-A series (6)

## 7.2 The 64-bit high performance Cortex-A57 -1 (based on [12])



### The 64-bit high performance Cortex-A57 -2 [12]

- **10/2012**: Announced along with the **low power Cortex-A53** processor, with immediate availability for licensing.
- **2014: First mobile devices** with Cortex-A57 models are emerged.
- They are 64-bit successors to the high performance 32-bit Cortex A15.
- The A57 and A53 models can be **used either as stand alone processors or as components of a big-LITTLE configuration**, similar to the 32-bit Cortex-A15/A7 combination.
- **Interoperability** with the **ARM Mali GPU family** is provided.
- Target process technology: **16 or 20 nm**.

### Key features of the Cortex-A57


- Fully compatible with the preceding ARMv7 32-bit ISA.
- **Integrated L2 cache of 512 kB to 2 MB.**
- **Up to 4 Cortex-A57 CPUs** that execute the ARMv8 64-bit ISA.
- **128-bit AMBA coherent interface** for connecting multiple (up to 4) Cortex-A57 processors.
- System wide cache coherence supported **by a Snoop Control Unit (SCU).**

### Remarks

AMBA: Advanced Microcontroller Bus Architecture  
(On-chip bus standard for SoC) designs

## 7.2 The 64-bit high performance Cortex-A57 (4)

High level block diagram of the Cortex-A57 [53]



PA: Physical Address

DED: Double Error Detection

ECC: Error Correcting Code

ACP: Accelerator Coherence Port  
(to connect non-cached coherent data sources)

SCU: Snoop Control Unit


AMBA: Advanced Microcontroller Bus Architecture  
(On-chip bus standard for SoC designs)

ACE: AXI Coherency Extensions  
(Used in big.LITTLE systems for smartphones, tablets, etc.)

AXI: Advanced eXtensible Interface  
(The most widespread AMBA interface).

## 7.2 The 64-bit high performance Cortex-A57 (5)

### Main functional blocks of the 64-bit high performance Cortex-A57 CPU [74]





### Remarks: Non trivial abbreviations in the above Figure

ATB: AMBA Trace Bus

APB: Advanced Peripheral Bus

ACP: Accelerator Coherence Port

(to connect non-cached coherent data sources)

ACE: AXI Coherency Extensions

(Used in big.LITTLE systems for smartphones, tablets, etc.)

AXI: Advanced eXtensible Interface

(The most widespread AMBA interface).

### Key features of the microarchitecture of the Cortex-A57 core -1

- Each core fetches **four instructions** per cycle from the Icache,
- decodes and renames **three microinstructions** per cycle,
- dispatches **three microinstructions** per cycle to the issue queues,
- whereas the issue queues **issue up to eight microinstructions** per cycle to the eight available execution units.

There are eight execution units available, as follows:

- a branch unit
- dual single cycle integer units
- a multi-cycle integer MAC/DIV/CRC unit
- dual Advanced SIMD (NEON)/FP. Crypto units and
- dual load/store units.

## 7.2 The 64-bit high performance Cortex-A57 (8)

Key features of the microarchitecture of the Cortex-A57 core -2



- Core efficiency: 4.8 DMIPS/MHz
- Expected core frequency up to 2.5 GHz in a 16 nm process implementation.

### Pipeline of the Cortex-A57 core -1

- The **Cortex-A57 core** has a 15 stages long integer pipeline with additional pipeline stages for NEON and FP processing, as indicated in the next two Figures.

## 7.2 The 64-bit high performance Cortex-A57 (10)

Contrasting the Cortex-A53 and Cortex-A57 arithmetic pipelines  
 [Based on 54]




D: Decode  
 R: Rename  
 P: Dispatch  
 I: Issue  
 E: Execute  
 WB: Write Back

Note: Branch and Load/Store pipelines not shown  
 (1x Load/Store pipeline for the Cortex A-53 and  
 2x Load/Store and 1x Branch pipeline for the Cortex-A-57)


# 7.2 The 64-bit high performance Cortex-A57 (11)

## Pipeline structure of the Cortex-A57 core (alternative view) [71]



## 7.2 The 64-bit high performance Cortex-A57 (12)


Cortex-A57/A53 performance - compared to the Cortex-A15 [55]



45% increase through incremental microarchitecture improvements

## 7.2 The 64-bit high performance Cortex-A57 (13)

Example: A Cortex-A57/Cortex-A53 big.LITTLE system [52]






## 7.3 The 64-bit low power Cortex-A53

# 5. Overview of ARM's Cortex-A series (6)

## 7.3 The 64-bit low power Cortex-A53 -1 (based on [12])




### The 64-bit low power Cortex-A53 -2 [12]

- **10/2012:** Announced along with the performance oriented Cortex-A57 processor, with immediate availability for licensing.
- **2014:** First mobile devices with the Cortex-A53.
- It is the 64-bit successor to the Cortex-A7.
- The A57 and A53 models can be used either as stand alone processors or as components in a big-LITTLE configuration, similar to the 32-bit Cortex-A15 and A7 models.
- Target process technology: 16 or 20 nm.

## 7.3 The 64-bit low power Cortex-A53 (3)

High level block diagram of the Cortex-A53 [53]



- PA: Physical Address
- DED: Double Error Detection
- ECC: Error Correcting Code
- ACP: Accelerator Coherence Port  
(to connect non-cached coherent data sources)
- SCU: Snoop Control Unit
- AMBA: Advanced Microcontroller Bus Architecture  
(On-chip bus standard for SoC designs)
- ACE: AXI Coherency Extensions  
(Used in big.LITTLE systems for smartphones, tablets, etc.)
- AXI: Advanced eXtensible Interface  
(The most widespread AMBA interface).

## 7.3 The 64-bit low power Cortex-A53 (4)

### Key features of the microarchitecture of the Cortex-A53 core -1

- Fully compatible with the preceding ARMv7 32-bit ISA.
- Integrated L2 cache of 128 kB to 2 MB.
- Up to 4 Cortex-A53 CPU cores that execute the ARMv8 64-bit ISA.
- 128-bit AMBA coherent interface for connecting multiple (up to 4) Cortex-A53 processors.
- System wide cache coherence supported by a Snoop Control Unit (SCU).

### Remarks

AMBA: Advanced Microcontroller Bus Architecture  
(On-chip bus standard for SoC) designs

## 7.3 The 64-bit low power Cortex-A53 (5)

### Key features of the microarchitecture of the Cortex-A53 core -2

- The **Cortex-A53 core** has a **dual-issue in-order front end** with **5 pipelines constituting the back end**, as indicated in the next Figure.




Figure: Pipeline stages of the Cortex-A53 [76]

- The pipeline for integer processing has 8 pipeline stages, NEON and FP processing has two additional pipeline stages, as seen in the Figure above.

## 7.3 The 64-bit low power Cortex-A53 (6)

### Contrasting the Cortex-A7 and Cortex-A53 microarchitectures [75]

ARM CPU Core Comparison		
	Cortex-A7	Cortex-A53
ARM ISA	ARMv7 (32-bit)	ARMv8 (32/64-bit)
Issue Width	Partially 2 micro-ops	2 micro-ops
Pipeline Length	8	8
Integer Add	2	2
Integer Mul	1	1
Load/Store Units	1	1
Branch Units	1	1
FP/NEON ALUs	1x64-bit	1x64-bit
L1 Cache	8KB-64KB I\$ + 8KB-64KB D\$	8KB-64KB I\$ + 8KB-64KB D\$
L2 Cache	128KB - 1MB (Optional)	128KB - 2MB (Optional)

### Remarks [75]

We note that the Cortex-A7 has a partially dual-issue capability, meaning that the second issue slot can only issue branch and integer operations.



In the Cortex-A53 the second issue slot can also issue load-store and FP/NEON operations.

In addition, the branch prediction capabilities of the A53 were also significantly improved by including conditional and indirect jump predictors.



## 7.3 The 64-bit low power Cortex-A53 (8)

Contrasting the Cortex-A53 and Cortex-A57 arithmetic pipelines  
 [Based on 54]




D: Decode  
 R: Rename  
 P: Dispatch  
 I: Issue  
 E: Execute  
 WB: Write Back

Note: Branch and Load/Store pipelines not shown  
 (1x Load/Store pipeline for the Cortex A-53 and  
 2x Load/Store and 1x Branch pipeline for the Cortex-A-57)


### Key features of the microarchitecture of the Cortex-A53 core -3

- Core efficiency: 2.3 DMIPS/MHz
- Expected core frequency up to 1.5 GHz.

# Architettura big.LITTLE



- Cluster di core ARM Cortex-A15
- Cluster di core ARM Cortex-A7
- Cache condivisa di secondo livello
- Cache Coherent Interconnect (CCI)
- Coherent Master I/O
- Generic Interrupt Controller (GIC)




I cluster hanno consumi differenti a seconda delle prestazioni

Quindi è necessaria una scelta opportuna del cluster da utilizzare

# Architettura big.LITTLE

## Politiche di Scheduling



1. Migrazione cluster

2. Migrazione CPU

3. Global Task Scheduling


1. Migrazione cluster: vengono raggruppati in base al tipo big o LITTLE con lo scheduler che attiva uno dei due, lasciando spento l'altro

2. Migrazione CPU: stesso numero di core in big e LITTLE, con accoppiamento 1:1. In ogni coppia, c'è un solo nucleo attivo alla volta, mentre l'altro è spento

3. GTS: Lo scheduler analizza le prestazioni richieste da ciascun


# Architettura big.LITTLE

## Metrica




Tracciato di carico di un task: elemento di valutazione dell'allocazione del task verso i cluster attraverso le soglie Up e Down che ne vanno a definire la metrica.

Se il tracciato di carico del task eccede la soglia superiore o



Awake Migration



Forced Migration

## 8. References

## 8. References (1)

- [1]: Architecture and Implementation of the ARM Cortex-A8 Microprocessor, Design & Reuse, <http://www.design-reuse.com/articles/11580/architecture-and-implementation-of-the-arm-cortex-a8-microprocessor.html>
- [2]: Shimpi A.L., Answered by the Experts: ARM's Cortex A53 Lead Architect, Peter Greenhalgh, AnandTech, Dec. 17 2013, <http://www.anandtech.com/show/7591/answered-by-the-experts-arms-cortex-a53-lead-architect-peter-greenhalgh>
- [3]: Hill S., Design of a Reusable 1GHz, Superscalar ARM Processor, Hot Chips-18, Aug. 22 2006, [http://www.hotchips.org/wp-content/uploads/hc\\_archives/hc18/3\\_Tues/HC18.S6/HC18.S6T3.pdf](http://www.hotchips.org/wp-content/uploads/hc_archives/hc18/3_Tues/HC18.S6/HC18.S6T3.pdf)
- [4]: Details of a New Cortex Processor Revealed, Cortex-A9, ARM Developers' Conference, Oct. 2007, <http://rtcgroup.com/arm/2007/presentations/174%20-%20Details%20of%20a%20New%20Cortex%20Processor%20Revealed%20Cortex-A9.pdf>
- [5]: ARM Teaching Material, [http://www.arm.com/files/ppt/ARM\\_Teaching\\_Material.ppt](http://www.arm.com/files/ppt/ARM_Teaching_Material.ppt)
- [6]: ARM Cortex Application Processors, <http://www.arm.com/products/processors/index.php>
- [7]: ARM SecurCore Processors, <http://www.arm.com/products/processors/securcore/index.php>
- [8]: Snyder C.D., ARM Family Expands at EPF, ARM11 Microarchitecture Stretches Pipe to Boost Frequency, Microprocessor, June 3 2002
- [9]: Hirata K., ARM11 MPCore, The streamlined and scalable ARM11 processor core, Jan. 2007, <http://www.aspdac.com/aspdac2007/pdf/archive/7D-2.pdf>

## 8. References (2)

- [10]: ARM Introduces The Cortex-M3 Processor To Deliver High Performance In Low-Cost Applications, Oct. 19 2004, <http://www.arm.com/about/newsroom/6750.php>
- [11]: NEON, ARM Technologies, <http://www.arm.com/products/processors/technologies/neon.php>
- [12]: Goodacre J., The Evolution of the ARM Architecture Towards Big Data and the Data-Centre, 8th Workshop on Virtualization in High-Performance Cloud Computing (VHPC'13), Nov. 17-22 2013, <http://www.virtical.eu/pub/sc13.pdf>
- [13]: Ferguson I., Redefining User Experiences, from IoT to Smart Mobile Devices, June 14 2013, [http://www.arm.com/zh/files/event/arm\\_multimedia\\_seminar\\_shenzhen\\_2013\\_ianferguson.pdf](http://www.arm.com/zh/files/event/arm_multimedia_seminar_shenzhen_2013_ianferguson.pdf)
- [14]: Goto H., ARM Cortex - A Family Architecture, 2010, <http://pc.watch.impress.co.jp/video/pcw/docs/423/409/p1.pdf>
- [15]: Stevens H., Introduction to AMBA 4 ACE and big.LITTLE Processing Technology, White Paper, June 6 2011, [http://www.arm.com/files/pdf/CacheCoherencyWhitepaper\\_6June2011.pdf](http://www.arm.com/files/pdf/CacheCoherencyWhitepaper_6June2011.pdf)
- [16]: Shimpi A.L., The ARM Diaries, Part 2: Understanding the Cortex A12, AnandTech, July 17 2013, <http://www.anandtech.com/show/7126/the-arm-diaries-part-2-understanding-the-cortex-a12>
- [17]: Shimpi A.L., ARM Cortex A17: An Evolved Cortex A12 for the Mainstream in 2015, AnandTech, Febr. 11 2014, <http://www.anandtech.com/show/7739/arm-cortex-a17>
- [18]: Ryan H., Intel, AMD & ARM Processors, University of Wisconsin DoIT Techstore <https://kb.wisc.edu/showroom/page.php?id=4927>



## 8. References (3)

- [19]: Rao A., ARM: a mandatory primer, Element14, 2014
- [20]: Mali Performance Efficient Graphics, ARM  
<http://www.arm.com/products/multimedia/mali-performance-efficient-graphics/index.php>
- [21]: Cortex-A8 Processor, ARM Cortex-A Series,  
<http://www.arm.com/products/processors/cortex-a/cortex-a8.php>
- [22]: Architecture and Implementation of the ARM Cortex-A8 Microprocessor, White Paper,  
Oct. 2005, [https://www.pixhawk.ethz.ch/\\_media/software/optimization/neon\\_whitepaper.pdf](https://www.pixhawk.ethz.ch/_media/software/optimization/neon_whitepaper.pdf)
- [23]: Shimpi A.L., Understanding the iPhone 3GS, AnandTech, July 7 2009,  
<http://www.anandtech.com/print/2798/>
- [24]: The ARM Cortex-A9 Processors, White Paper, Sept. 2009,  
<http://www.arm.com/files/pdf/armcortexa-9processors.pdf>
- [25]: Cortex-A9 MPCore, Technical Reference Manual, 2008-2012,  
[http://infocenter.arm.com/help/topic/com.arm.doc.ddi0407i/DDI0407I\\_cortex\\_a9\\_mpcore\\_r4p1\\_trm.pdf](http://infocenter.arm.com/help/topic/com.arm.doc.ddi0407i/DDI0407I_cortex_a9_mpcore_r4p1_trm.pdf)
- [26]: Goto H., ARM Cortex-A9r4 Core Block Diagram,  
<http://pc.watch.impress.co.jp/video/pcw/docs/614/543/08p.pdf>
- [27]: ARM Unveils Cortex-A9 Processors For Scalable Performance and Low-Power Designs,  
Oct. 3 2007, <http://www.arm.com/about/newsroom/18688.php>
- [28]: Goodacre J., The Effect and Technique of System Coherence in ARM Multicore Technology,  
<http://www.mpsoc-forum.org/previous/2008/slides/8-6%20Goodacre.pdf>

## 8. References (4)

- [29]: Goto H., ARM Cortex-A7/A9 vs Bobcat, Atom, 2010,  
<http://pc.watch.impress.co.jp/img/pcw/docs/487/030/html/9.jpg.html>
- [30]: Goto H., ARM Cortex-A12 Block Diagram, 2013,  
<http://pc.watch.impress.co.jp/video/pcw/docs/621/747/gp1.pdf>
- [31]: Rosinger S., The Top 5 Things to Know about Cortex-A12, ARM Connected Community,  
Oct. 26 2013, <http://community.arm.com/groups/processors/blog/2013/10/26/the-top-5-things-to-know-about-cortex-a12>
- [32]: ARM Cortex-A17 MPCore Processor, Technical Reference Manual, 2014,  
[http://infocenter.arm.com/help/topic/com.arm.doc.ddi0535b/DDI0535B\\_cortex\\_a17\\_r1p0\\_trm.pdf](http://infocenter.arm.com/help/topic/com.arm.doc.ddi0535b/DDI0535B_cortex_a17_r1p0_trm.pdf)
- [33]: Cortex-A17 Processor, ARM Cortex-A Series,  
<http://www.arm.com/products/processors/cortex-a/cortex-a17-processor.php>
- [34]: Rosinger S., ARM Cortex-A17/Cortex-A12 processor update, ARM Connected Community,  
Oct. 1 2014, <http://community.arm.com/groups/processors/blog/2014/09/30/arm-cortex-a17-cortex-a12-processor-update>
- [35]: Cortex-A15 Processor, ARM Cortex-A Series,  
<http://www.arm.com/products/processors/cortex-a/cortex-a15.php>
- [36]: Lanier T., Exploring the Design of the Cortex-A15 Processor,  
[http://www.arm.com/files/pdf/AT-Exploring\\_the\\_Design\\_of\\_the\\_Cortex-A15.pdf](http://www.arm.com/files/pdf/AT-Exploring_the_Design_of_the_Cortex-A15.pdf)

## 6. References (5)

- [37]: Greenhalgh P., big.LITTLE Processing with ARM Cortex-A15 & Cortex-A7, White Paper, Sept. 2011, [http://www.arm.com/files/downloads/big\\_LITTLE\\_Final\\_Final.pdf](http://www.arm.com/files/downloads/big_LITTLE_Final_Final.pdf)
- [38]: Stokes J., ARM fills out CPU lineup with Cortex A5, Ars Technica, Oct. 22 2009, <http://arstechnica.com/gadgets/2009/10/arm-fills-out-cpu-lineup-with-cortex-a5/>
- [39]: Hruska J., ARM Launches New Cortex-A5 As A Bulkward Against Future Atom processors, Hot Hardware, Oct. 23 2009, <http://hothardware.com/News/ARM-Launches-New-CortexA5-As-A-Bulkward-Against-Future-Atom-processors>
- [40]: Cortex-A5 Processor, ARM Cortex-A Series, <http://www.arm.com/products/processors/cortex-a/cortex-a5.php>
- [41]: Bhattacharya A., Small, Quiet, and Cool, Power Efficient Processing with the Cortex-A5 Processor, [http://www.arm.com/files/pdf/at2\\_-\\_power\\_efficient\\_processing\\_with\\_the\\_cortex-a5\\_v1.pdf](http://www.arm.com/files/pdf/at2_-_power_efficient_processing_with_the_cortex-a5_v1.pdf)
- [42]: Cortex-A5, The smallest, lowest power ARMv7 application processor, <http://www.hitex.co.uk/fileadmin/uk-files/pdf/ARM%20Seminar%20Presentations%202013/Hitex%20Cortex-A5%20Overview.pdf>
- [43]: Flautner K., Heterogeneity to the rescue, Nov. 2011, <https://www.bscmsrc.eu/sites/default/files/media/arm-heterogenous-mp-november-2011.pdf>
- [44]: Shimpi A.L., ARM's Cortex A7: Bringing Cheaper Dual-Core & More Power Efficient High-End Devices, AnandTech, Oct. 19 2011, <http://www.anandtech.com/show/4991/>

## 8. References (6)

- [45]: Cortex-A7 Processor, ARM Cortex-A Series,  
<http://www.arm.com/products/processors/cortex-a/cortex-a7.php>
- [46]: Goto H., New design of mid-range CPU that ARM has announced "Cortex-A12", PC Watch,  
June 4 2013, [http://pc.watch.impress.co.jp/docs/column/kaigai/20130604\\_602106.html](http://pc.watch.impress.co.jp/docs/column/kaigai/20130604_602106.html)
- [47]: Shimpi A.L., ARM's Cortex A57 and Cortex A53: The First 64-bit ARMv8 CPU Cores,  
AnandTech, Oct. 30 2012, <http://www.anandtech.com/show/6420/arms-cortex-a57-and-cortex-a53-the-first-64bit-armv8-cpu-cores>
- [48]: Smith K., Next-Generation Solutions: One Size Does Not Fit All, Nov. 2012,  
[http://www.armtechforum.com.cn/2012/3\\_Next-generation\\_Solutions\\_One\\_Size\\_does\\_not\\_Fit\\_All.pdf](http://www.armtechforum.com.cn/2012/3_Next-generation_Solutions_One_Size_does_not_Fit_All.pdf)
- [49]: Smythe I., Building the future of 64-bit computing with ARMv8-A, June 2014,  
[http://www.arm.com/files/event/2014\\_ARM\\_Multimedia\\_Seminar\\_ARM\\_Ian\\_Smythe.pdf](http://www.arm.com/files/event/2014_ARM_Multimedia_Seminar_ARM_Ian_Smythe.pdf)
- [50]: Ferguson I., ARM Servers, Why, Where, when, Nov. 27 2012,  
[http://openserversummit.com/English/Collaterals/Proceedings/2012/20121127\\_SA103\\_Ferguson.pdf](http://openserversummit.com/English/Collaterals/Proceedings/2012/20121127_SA103_Ferguson.pdf)
- [51]: Crijns K., ARM: 20 dollar and 64-bit Android smartphones to be expected, Hardware.info,  
June 24 2014, <http://us.hardware.info/reviews/5386/2/arm-20-dollar-and-64-bit-android-smartphones-to-be-expected-android-64-bitn>
- [52]: Scaling Mobile Compute to the Data Centre, MPSoC'13,  
<http://www.mpsoc-forum.org/previous/2013/slides/2-Goodacre.pdf>

## 8. References (7)

- [53]: ARM Launches Cortex-A50 Series, the World's Most Energy-Efficient 64-bit Processors, TechPowerUp, Oct. 30 2012, <http://www.techpowerup.com/174709/arm-launches-cortex-a50-series-the-worlds-most-energy-efficient-64-bit-processors.html>
- [54]: Mandyam L., Smartphone Powered Data Centers: Shifting Toward Energy Efficiency, <http://sites.ieee.org/scv-cs/files/2013/03/IEEE-event-April-slide-upload.pdf>
- [55]: Anthony S., ARM says \$20 smartphones coming this year, shows off 64-bit Cortex-A53 and A57 performance, Extreme Tech, May 6 2014, <http://www.extremetech.com/computing/181935-arm-says-20-smartphones-coming-this-year-shows-off-64-bit-cortex-a53-and-a57-performance>
- [56]: Merritt R., ARM stretches out with A5 core, graphics, FPGAs, Oct. 21 2009, <http://www.embedded.com/print/4085371>
- [57]: Cormie D., The ARM11 Microarchitecture, April 2002
- [58]: Exynos 5 Octa, Block Diagram, <http://www.samsung.com/global/business/semiconductor/product/application/detail?productId=7978&iald=2341>
- [59]: Grabham D., From a small Acorn to 37 billion chips: ARM's ascent to tech superpower, Techradar, July 19 2013, <http://www.techradar.com/news/computing/from-a-small-acorn-to-37-billion-chips-arm-s-ascent-to-tech-superpower-1167034>
- [60]: The ARM Architecture, <http://www.eng.auburn.edu/~strouce/DaTseminar/UniPres07s.pdf>
- [61]: Wikipedia, ARM architecture, [http://en.wikipedia.org/wiki/ARM\\_architecture](http://en.wikipedia.org/wiki/ARM_architecture)

## 8. References (8)

- [62]: Levy M., The History of The ARM Architecture: From Inception to IPO,  
<http://www.reds.ch/share/cours/ReCo/documents/TheHistoryOfTheArmArchitecture.pdf>
- [63]: Lemieux J., Introduction to ARM thumb, Embedded, Sept. 24 2003, <http://www.embedded.com/electronics-blogs/beginner-s-corner/4024632/Introduction-to-ARM-thumb>
- [64]: ARM Processor Architecture,  
<http://www.arm.com/products/processors/instruction-set-architectures/index.php>
- [65]: ARM Architecture Reference Manual, ARMv5, DDI0100E, June 2000
- [66]: ARM Architecture Reference Manual, ARMv8, 2013, [http://www.myir-tech.com/down/arm/arch/ARMv8-A\\_Architecture\\_Reference\\_Manual\\_%28Issue\\_A.a%29.pdf](http://www.myir-tech.com/down/arm/arch/ARMv8-A_Architecture_Reference_Manual_%28Issue_A.a%29.pdf)
- [67]: Porthouse C., Use ARM DBX hardware extensions to accelerate Java in space-constrained embedded apps, Embedded, Oct. 18 2007, <http://www.embedded.com/design/prototyping-and-development/4007206/3/PRODUCT-HOW-TO-Use-ARM-DBX-hardware-extensions-to-accelerate-java-in-space-constrained-embedded-apps>
- [68]: ARM Security Technology, Building a Secure System using TrustZone Technology, 2009,  
[http://infocenter.arm.com/help/topic/com.arm.doc.prd29-genc-009492c/PRD29-GENC-009492C\\_trustzone\\_security\\_whitepaper.pdf](http://infocenter.arm.com/help/topic/com.arm.doc.prd29-genc-009492c/PRD29-GENC-009492C_trustzone_security_whitepaper.pdf)
- [69]: ARM Cortex-A53 MPCore Processor Technical Reference Manual, Cryptography Extension, 2013-2014, <http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0500e/CJHDEBAF.html>

## 8. References (9)

- [70]: Shilov A., ARM's high-end 'Ares' core for 10nm SoCs may be unveiled next year, KitGuru, May 16 2015, <http://www.kitguru.net/components/cpu/anton-shilov/arms-high-performance-ares-core-may-be-unleashed-next-year/>
- [71]: Goto H., ARM Cortex-A57 Block Diagram, <http://images.anandtech.com/doci/8718/Hiroshige.Goto.png>
- [72]: Wasson S., Inside ARM's Cortex-A72 microarchitecture, TechReport, May 1 2015, <http://techreport.com/review/28189/inside-arm-cortex-a72-microarchitecture>
- [73]: Citizendium, Java platform, [http://en.citizendium.org/wiki/Java\\_platform](http://en.citizendium.org/wiki/Java_platform)
- [74]: Wasson s., Samsung's Galaxy Note 4 with the Exynos 5433 processor, TechReport, 01/31/2015, <http://techreport.com/review/27539/samsung-galaxy-note-4-with-the-exynos-5433-processor/2>
- [75]: Frumusanu A. & Smith R., ARM A53/A57/T760 investigated - Samsung Galaxy Note 4 Exynos Review, AnandTech, February 10, 2015, <http://www.anandtech.com/show/8718/the-samsung-galaxy-note-4-exynos-review>
- [76]: Riemenschneider F., Intel sei dank: Programmierbare Logik mit 1 GHz takten, Elektroniknet, 29.10.2013 von Frank Riemenschneider, <http://www.elektroniknet.de/halbleiter/programmierbare-logik/artikel/102160/>
- [77]: Frumusamu A., ARM Announces New Cortex-A35 CPU - Ultra-High Efficiency For Wearables & More, AnandTech, November 10, 2015, <http://anandtech.com/show/9769/arm-announces-cortex-a35>

## 8. References (10)

- [78]: Quested T., ARM scales up again in Cambridge, Businessweekly, 20 October, 2014,  
<http://www.businessweekly.co.uk/news/property-and-construction/17695-arm-scales-again-cambridge#sthash.Pzg7jnpK.dpuf>
- [79]: Bryant L., Expanding Opportunities in Clamshell Devices, ARM Tech Forum, 16 June 2015, Shenzhen,  
[http://www.arm.com/zh/files/event/ATF2015SZ\\_A3\\_Expanding\\_Opportunities\\_in\\_Clamshell\\_Devices.pdf](http://www.arm.com/zh/files/event/ATF2015SZ_A3_Expanding_Opportunities_in_Clamshell_Devices.pdf)
- [80]: Jeff B., ARM Processor Technology Update, ARM Cortex®-A72 Processor Taking Mobile Performance and Efficiency To New Levels, ARM Tech Forum, September 2015,  
[https://www.arm.com/files/pdf/2\\_2015ATF\\_Korea\\_BrianJeff.pdf](https://www.arm.com/files/pdf/2_2015ATF_Korea_BrianJeff.pdf)
- [81]: Gianos C., Intel Xeon Processor E5-2600 v3 Product Family Architectural Overview, Nov. 16 2014  
<https://www.yumpu.com/en/document/view/34127638/intelr-xeonr-processor-e5-2600-v3-overview-for-sc14>